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Abstract 
Interconnection networks play a significant role in efficient on-chip communication for multicore systems. This paper introduces 
a new interconnection topology called the Hierarchical Cross Connected Recursive network (HCCR) and a shortest path routing 
algorithm for the HCCR. Proposed topology offers a high degree of regularity, scalability, and symmetry with a reduced number 
of links and node degree. A unique address encoding scheme is proposed for hierarchical graphical representation of HCCR 
networks, and based on this scheme a shortest path routing algorithm is devised. The algorithm requires???? ? ?) time where?? ?
????? ? ? and?? ? ?, in worst case to determine the next node along the shortest path. 
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1. Introduction 
Over the last decade, on-chip communication has become a major bottleneck due to trend in integrating thousands 
of cores on single chip.  Network on Chip (NoC) has emerged as a promising candidate for efficient on-chip 
communication, providing high throughput, better scalability and reusability in multicore systems. The two 
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fundamental design challenges for any interconnection network in terms of overall system cost and performance are 
topology and routing algorithm.  
There have been many architectural and theoretical studies on NOCs topologies. Direct topologies1 such as rings are 
cost-effective, but deliver relatively poor performance, especially as the number of connected cores increases. A 
reconfigurable system2 was proposed based on a hierarchical mesh interconnection network consisting of nearest 
neighbor connectivity at the lowest hierarchy level, together with horizontal and vertical buses for global 
connectivity. WK-recursive hierarchical networks3 offer high degree of regularity, scalability, and symmetry, which 
make them suitable for manufacture using VLSI technology. On the other hand, among higher connectivity 
topologies, 2-D mesh4 has been the most popular topology. Small degree topologies such as Octagon5 and 
Spidergon6 are proposed by ST Microelectronics. Triple-based Hierarchical Interconnection Network7 (THIN) is 
presented in literature, focusing on decreasing node degree, reducing links and shortening diameter. 
An extensive research has been conducted on the shortest path routing algorithm for hierarchical interconnection 
networks. Yu, X & Li presented an algorithm for shortest path routing on crossed cube connected ring network8, 
with time complexity????? . Optimal dynamic9 two terminal message routing algorithm was presented for k-
circulant ?? ? ?? networks for the restricted shortest path in ???????? time. In another work, shortest path routing 
was proposed for WK-recursive10 incomplete networks with ????? ?? time preprocessing where d > 1 is the size of 
basic building block and t ? 1 is the level of expansion. This algorithm takes ????? time for each intermediate node 
to determine the next node along the shortest path. Qiu presented a routing algorithm that finds n disjoint shortest 
paths in n-dimensional hypercube11 in ???? ??? ??. Jha & Jana presented shortest path routing, which requires 12 log 
n + 1time in the worst case, is proposed for Multi-Mesh of Trees on ?? processor network12. 
This paper proposes a new on-chip interconnection architecture i.e. Hierarchical Cross Connected Recursive 
network (HCCR) along with efficient shortest path routing algorithm. HCCR is derived from the WK-recursive 
topology3, with small degree and reduced number of links. The proposed network is simple, hierarchical, 
symmetrical and scalable interconnection architecture which can make it suitable for communication in 
parallel/distributed networks. Our contribution to this paper is to give unified representation of HCCR with unique 
address mapping. On the basis address mapping, the shortest path routing algorithm is proposed. In worst case it 
takes 5(k-1) time, where k? ????? ? ? and k > 0, to determine the next node along shortest path.  
2. Topology and Construction of HCCR  
HCCR is a hierarchical, symmetrical and scalable interconnection architecture with small node degree, reduced 
number of links and short diameter. Level k HCCR (??? network (? ? ?????? ? ?? where n denotes the number of 
nodes), is constructed using recursive ???? HCCR networks as shown in figure 1.d. Let ??? denotes local block in 
HCCR with?? ? ? . ??? consists of 4 cross connected basic modules as shown in figure 1.a and 1.b.  Each node in ?? 
is associated with three types of links labeled as ‘X’ (along x-axis), ‘Y’ (along y-axis) and ‘B’ as shown in the figure 
1.c. B is called bridge link which joins one basic module to another basic module in ?? HCCR. Table1 compares the 
network properties of the proposed HCCR with 2-D mesh and Hypercube. 
     Table 1. Comparison of topology properties 
Types of 
network 
Network degree Number of links Diameter 
HCCR 3 ?
????? ? ?? 
????????? ???? ? ?? 
2-D mesh 4 ??? ? ???? ???? ? ?? 
Hypercube ????? ???????
?  
????? 
 
Network cost is usually determined by the number of links, number of routers, wire density, number of interfaces 
and VLSI layout area complexity models. Networks with lower node degree are likely to have less communication 
complexity of the router, including wire congestion in the physical layout. Moreover with constant nodes degree: 
independent of the network size, the network is more modular. For all switching strategies, small network diameter 
improves network contention (in buffer and edges) and reduces propagation delay in point-to-point communication. 
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Figure 2.a and 2.b, compares the links and communication complexity of three different networks having different 
sizes, node degree and diameters. A major drawback of hypercube-based networks is that they lack expansibility. As 
their size grows, number of ports gives an upper bound on their expansion. On the other hand HCCR has the fewest 
number of links in different scales when compared to 2-D Mesh and Hypercube. As shown in figure 2.a and 2.b that 
despite having low diameter over large size networks, Hypercube becomes complex structure due to more number of 
links and variable node degree.  The diameter of HCCR is shorter than 2-D mesh even for the large network size. 
This property of HCCR can be exploited to get high performance communication at low cost by utilizing the locality 
that exists in parallel/distributed network. 
 
                                      
Fig. 1. (a)Basic Module of HCC; (b) Local Block.????? ? ??; (c) Link description in HCC; (d) HCCR  ?? network 
 
Fig. 2. (a) Diameter vs Network size; (b) Links vs Network size. 
                    
Fig. 3. (a) Local index for???; (b) Local id and Local group for???;  (c) Global group id in ??( k = 2)  
3. Hierarchical Address-Encoding scheme for HCCR  
In this section hierarchical address encoding scheme for  ??  HCCR is discussed. This scheme has its own 
significance in realization of the shortest path routing algorithm. Let ????? ????denote the position vector of node n in 
?? where ? ? ?? ? ??and??? ? ?? ? ?. As shown in figure 3.a, ???and ?? are referred as local index of node n in x and 
y dimension respectively? All the nodes in ?? are represented by unique ID’s with 2-bits symbol as shown in the 
figure 3.b. If ??  defines the set of ID’s in ??  HCCR then  ?? ? ? ?? ???? ???? ???? ???? ? ? ????? ?????? ????  
????denotes local id of node i in ?? where?? ? ? ? ?. All nodes in ???are divided into 4 groups with 2-bits symbol as 
shown in the figure 3.b. If ??   defines the set of 4 groups in ??  then ??? ??? ? ??????? ???? ???? ????? ?? ????? ?????? ???. Each group consists of 4 nodes with unique local id’s as shown in figure 3.b. All the groups are 
linked with each other via B links. ????denotes local group id of node i in ??  where ? ? ? ? ? . For global 
representation of any node in the HCCR?? ? ?, 4 symmetrical quadrants (Q1, Q2, Q3, and Q4) are defined for each 
(a) 
(b) (c) (d) 
(a) (b) 
G(0,2) 
G(2,2) 
 G(1,2) 
 G(3,2) 
+y 
+y 
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recursive level as shown in figure 3.c. All 4 quadrants have only positive x and y axis. Global group ids ????? ???? 
where?? ? ? ? ? , are assigned to all the nodes in the ?? network according to their respective quadrants. See figure 
3.c where ??????? represents that all the nodes of ??? HCCR in Q1 have global group id = 0. In any quadrant, nodes 
are addressed by Global index ??????? ??? where???? , ?? are the coordinates of???  in ? and ? dimension with?? ?
?? ? ???? ? ??? ? ? ?? ? ???? ? ?. Corners nodes of ?? are defined as top right corner (??? ? ?? ??? ? ???, top left 
corner????? ? ?? ??? ? ???, bottom right corner (??? ? ?? ??? ? ??? and bottom left corner (??? ? ?? ??? ? ??. 
4. Address Mapping for Shortest Routing Algorithm 
Based on address-encoding presented in section 3, this section discuses address mapping scheme for HCCR ?? 
where??? ? ?.  This scheme maps every source node against a fixed number. These fixed numbers are used as the 
reference point to find the shortest path in proposed algorithm and remain fixed for?? ? ?. Figure 4.a illustrates the 
two basic communication patterns; up-down communication and diagonal communication, between any two nodes 
communicating from one global group to another. All other patterns exist in the network are the mirror of above 
stated communication patterns along x- axis or y-axis. In proposed algorithm only basic patterns are used as 
reference for all other patterns existing in the network. Generation of fixed number for any source depends on the 
basic communication pattern between source and destination. Following section explains the two basic 
communication patterns and generation of fixed numbers.  
 
  
 
          
Fig. 4. (a) Up-Down and Diagonal communication; (b) Generation of fixed numbers for UH based on intercepts of lines; (c) LH communication 
from top left corner; (d) LH communication from bottom right corner; e) mapping for UH in ??????; (f) and (g) mapping for LH  in??????? 
4.1. Address Mapping for Up-Down Communication and Diagonal Communication 
For Up-Down communication from ?????? to??????? illustrated in Figure 4.a, any sender node (S) can either 
belong to Upper Half (UH) with ???? ? ???  , or Lower Half (LH) with ??? ? ??? . For UH communication 
??????????? assigns fixed number to the sender node in ?????? according to its local index in ??. In this case fixed 
number represents the line intercepts in ?????? as shown in Figure 4.b and 4.e.  For communication in UH, function 
???????????? compares fixed numbers to select the appropriate corner of local block ??, between top left and top 
right corner, for the shortest path communication and ??????????????? returns appropriate direction (‘X’, ‘Y’ or ‘B’) 
for communication with in local block ( ?? ). For communication from LH of ???????  to ???????? 
?????????????????  and ??????????????????  map the fixed number to sender node in ??????  according to 
sender’s local index in ???as shown in the figure 4.f and 4.g. In this case fixed numbers represent global index of 
nodes in??????? which are at equal distance from the sender node. These fixed numbers provide reference to select 
(a) 
(b) 
(c) 
(d) (e) (f) (g) 
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one corner among top right, top left or bottom right of????. ???????????checks the possible corner nodes on the basis 
of fixed numbers and ????????????  selects the appropriate corner of local block ??? for the shortest path 
communication as shown in figure 4.c and 4.d.  For diagonal communication Upper Half Diagonal (UD) and lower 
Half Diagonal (LD) are defined in the same way as UH and LH. For UD and LD communication ????????????and 
???????????assign the fixed numbers to the sender nodes. ????????????????????and????????????????????? select 
an appropriate corner of local block ???for the shortest path communication and ??????????????? returns the direction 
(‘X’, ‘Y’ or ‘B’). Pseudo codes for up-down and diagonal communication are given in figure 5. 
5. Shortest Path Routing Algorithm for HCCR 
As shown in the figure 5, algorithm first determines the level of communication between source-destination using 
their addresses. In case of local communication (i.e. source and destination belong to same local block (???), 
???????????????????? finds the direction in which packet needs to move forward for the shortest path inside ?? . For 
local communication in???, all intermediate nodes between source and destination call the stated function to find 
valid direction for shortest path communication. But in case of communication outside (???, the algorithm finds one 
of the two communication patterns described above. After determining pattern, index conversions are done in the 
sender and receiver addresses with respect to the reference communication patterns; ????? ?? ? ????? ?? reference 
for updown-communciation and ????? ?? ? ????? ?? for diagonal communication. 
???????????????????????????????? and ??????????????????????????????????? are performing  all 
conversions in the sender and receiver addresses according to the above defined references. In case where sender 
and receiver do not belong to???, algorithm selects corner node for an exit from???. The dimension of selected 
corner node is provided to the ??????????????? which works similar to the ????????????????? with only difference in 
the context. Both are responsible for the shortest path communication inside??? . Every intermediate node sends 
packet in appropriate corner of ??? until the packet finally reaches its destination block. If k?denotes the level of 
HCCR network then ????????????????????????????????  and ?????????????????????????????????  each 
require 3(k-1) time for index conversions. For local communication (k = 0), callLocalBlockcom( )  and getaddress( ) 
involves single call with time complexity?????LowerHalf( ) require 2(k-1) time whereas UpperHalfDiaognal( ) and 
LowerHalfDiagonal( ) each take k-1 time. UpperHalf( ) involves single call to getadress( ) requires ???? time.  As 
shown in Fig. 5 Up-down communication has the worst case where 5(k-1) times is required to determine the next 
node along the shortest path. 
 
   
Fig. 5. Pseudo Code of up-down and diagonal communication functions and shortest path routing algorithm for HCCR 
6. Experiments and result 
The proposed algorithm is verified by finding average distance using different network sizes of HCCR (k = 0 to k 
= 3) and comparing the results with Dijkstra’s algorithm.  The results plotted with different networks size up to 1024 
nodes are shown in Figure 6 a,  there is 7.7% increase in the average distance of HCCR (??) in comparison to 2-D 
Mesh.  Whereas ?? HCCR has fewer longer paths in comparison to 2-D Mesh (32 x 32) as shown in Figure 6.b. This 
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property of HCCR can be scope of future work to get high performance communication at low cost by exploring the 
locality based traffic for HCCR networks. 
 
 
Fig. 6. (a)Comparison of average distance; (b)  ????????? vs 2-D Mesh (32x32) 
7. Conclusion 
We have presented a new interconnection topology called the Hierarchical Cross Connected Recursive network 
(HCCR) and a shortest path routing algorithm for the HCCR. On comparing the 2-D Mesh and hypercube 
topologies, it is shown that the properties of HCCR make it suitable even for large network sizes due to better 
expansibility and small node degree.  We proposed a shortest path routing algorithm to guarantee efficient 
communication in HCCR.  Our results show that in case of shortest path communication in HCCR (??), there are 
fewer longer paths compared to a 2-D Mesh (32x32). We show that in worst case proposed algorithm takes a time 
proportional to 5(k-1) where?? ? ?????? ? ? and k > 1, to determine the next node along the shortest path. Future 
research will focus on simulating the shortest path routing algorithm under different network load conditions and 
comparing the performance of HCCR with other interconnection networks. 
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